

Formal Specification and Verification

- Formal specification
- Temporal logic

12.06.2012

Viorica Sofronie-Stokkermans
e-mail: sofronie@uni-koblenz.de

Formal specification

- Specification for program/system
- Specification for properties of program/system

Verification tasks:

Check that the specification of the program/system has the required properties.

Formal specification

- **Specification languages for describing programs/processes/systems**

Model based specification

transition systems, abstract state machines, timed automata

last time

Axiom-based specification

algebraic specification

last time

Declarative specifications

logic based languages (Prolog)

functional languages, λ -calculus (Scheme, Haskell, OCaml, ...)

rewriting systems (very close to algebraic specification): ELAN, SPIKE, ...

- **Specification languages for properties of programs/processes/systems**

Temporal logic

More complex specifications and specification languages

- Languages for describing various processes
- Languages based on Set theory (OZ, B)
- Languages for describing durations
- Complex languages

CSP

Communicating Sequential Processes, or CSP, is a language for describing processes and patterns of interaction between them.

It is supported by an elegant, mathematical theory, a set of proof tools, and an extensive literature.

CSP

Communicating Sequential Processes, or CSP, is a language for describing processes and patterns of interaction between them.

It is supported by an elegant, mathematical theory, a set of proof tools, and an extensive literature.

- Each process: transition system
- Operations on processes: sequential, parallel composition
effects on states

CSP


General idea:

Given:

- Set of event names
- Process: behaviour pattern of an object (insofar as it can be described in terms of the limited set of events selected as its alphabet)

CSP

Example:



Events: insert-coin, get-sprite, get-beer

CSP


Prefix:

$$P = a \rightarrow Q \qquad (a \text{ then } Q)$$

where a is an event and Q a process


After event a , process P behaves like process Q

CSP: Example



A simple vending machine which consumes one coin before breaking
(*insert-coin* \rightarrow *STOP*)

CSP: Example



A simple vending machine that successfully serves two customers before breaking

$(insert_coin \rightarrow (get_sprite \rightarrow (insert_coin \rightarrow (get_beer \rightarrow STOP))))$

CSP

Example: (recursive definitions)

Consider the simplest possible everlasting object, a clock which never does anything but tick (the act of winding is deliberately ignored)

$$Events(CLOCK) = \{tick\}$$

Consider next an object that behaves exactly like the clock, except that it first emits a single tick

$$(tick \rightarrow CLOCK)$$

The behaviour of this object is indistinguishable from that of the original clock. This reasoning leads to formulation of the equation

$$CLOCK = (tick \rightarrow CLOCK)$$


This can be regarded as an implicit definition of the behaviour of the clock.

Modular Specifications: CSP-OZ-DC (COD)

COD [Hoenicke,Olderog'02] allows us to specify in a modular way:

- the control flow of a system
using Communicating Sequential Processes (CSP)
- the state space and its change
using Object-Z (OZ)
- (dense) real-time constraints over durations of events
using the Duration Calculus (DC)

Example: Controller for line track (RBC)



RBC

```
method enter : [s1? : Segment; t0? : Train; t1? : Train; t2? : Train]
```

```
method leave : [!s? : Segment; !t? : Train]
```

```
local_chan alloc, req, updPos, updSpd
```

```
main ≐ ((enter → main)
```

```
□ (leave → main)
```

```
□ (updSpd → State1))
```

```
State1 ≐ ((enter → State1)
```

```
□ (leave → State1)
```

```
□ (req → State2))
```

```
SegmentData
```

```
train : Segment → Train
```

```
req : Segment → ℤ
```

```
alloc : Segment → ℤ
```

```
[Train on segment]
```

```
[Requested by train]
```

```
[Allocated by train]
```

```
State2 ≐ ((alloc → State3)
```

```
□ (enter → State2)
```

```
□ (leave → State2))
```

```
State3 ≐ ((enter → State3)
```

```
□ (leave → State3)
```

```
□ (updPos → main))
```

```
TrainData
```

```
segm : Train → Segment
```

```
next : Train → Train
```

```
spd : Train → ℝ
```

```
pos : Train → ℝ
```

```
prev : Train → Train
```

```
[Train segment]
```

```
[Next train]
```

```
[Speed]
```

```
[Current position]
```

```
[Prev. train]
```

```
sd : SegmentData
```

```
td : TrainData
```

```
∀t : Train | tid(t) > 0
```

```
∀t1, t2 : Train | t1 ≠ t2 ⇒ tid(t1) ≠ tid(t2)
```

```
∀s : Segment | prevs(nexts(s)) = s
```

```
∀s : Segment | nexts(prevs(s)) = s
```

```
∀s : Segment | sid(s) > 0
```

```
∀s : Segment | sid(nexts(s)) > sid(s)
```

```
∀s1, s2 : Segment | s1 ≠ s2 ⇒ sid(s1) ≠ sid(s2)
```

```
∀s : Segment | s ≠ nil ⇒ length(s) > d + gmax · Δt
```

```
∀s : Segment | s ≠ nil ⇒ 0 < lmax(s) ∧ lmax(s) ≤ gmax
```

```
∀s : Segment | lmax(s) ≥ lmax(prevs(s)) - decmax · Δt
```

```
∀s1, s2 : Segment | tid(incoming(s1)) ≠ tid(train(s2))
```

```
effect_updSpd
```

```
Δ(sp)
```

```
∀t : Train | pos(t) < length(segms(t)) - d ∧ spd(t) - decmax · Δt > 0
```

```
Γmax{0, spd(t) - decmax · Δt} ≤ spd'(t) ≤ lmax(segms(t))
```

```
∀t : Train | pos(t) ≥ length(segms(t)) - d ∧ alloc(nexts(segms(t))) = tid(t)
```

```
Γmax{0, spd(t) - decmax · Δt} ≤ spd'(t) ≤ min{lmax(segms(t)), lmax(nexts(segms(t)))}
```

```
∀t : Train | pos(t) ≥ length(segms(t)) - d ∧ ¬ alloc(nexts(segms(t))) = tid(t)
```

```
Γspd'(t) = max{0, spd(t) - decmax · Δt}
```

CSP

OZ

Interface

CSP part

Data classes

State and Init schema


Update rules

Example: Controller for line track (RBC)

CSP part: specifies the processes and their interdependency.

The RBC system passes repeatedly through four phases, modeled by events:

- **updSpd** (speed update)
- **req** (request update)
- **alloc** (allocation update)
- **updPos** (position update)



Between these events, trains may leave or enter the track (at specific segments), modeled by the events **leave** and **enter**.

Example: Controller for line track (RBC)

CSP part: specifies the processes and their interdependency.

The RBC system passes repeatedly through four phases, modeled by events with corresponding COD schemata:

CSP: _____

method *enter* : [*s1?* : *Segment*; *t0?* : *Train*; *t1?* : *Train*; *t2?* : *Train*]

method *leave* : [*ls?* : *Segment*; *lt?* : *Train*]

local_chan *alloc*, *req*, *updPos*, *updSpd*

$\text{main} \stackrel{c}{=} ((\textit{updSpd} \rightarrow \textit{State1}) \quad \textit{State1} \stackrel{c}{=} ((\textit{req} \rightarrow \textit{State2}) \quad \textit{State2} \stackrel{c}{=} ((\textit{alloc} \rightarrow \textit{State3}) \quad \textit{State3} \stackrel{c}{=} ((\textit{updPos} \rightarrow \textit{main})$

$\quad \square(\textit{leave} \rightarrow \textit{main}) \quad \quad \square(\textit{leave} \rightarrow \textit{State1}) \quad \quad \square(\textit{leave} \rightarrow \textit{State2}) \quad \quad \square(\textit{leave} \rightarrow \textit{State3})$

$\quad \square(\textit{enter} \rightarrow \textit{main})) \quad \quad \square(\textit{enter} \rightarrow \textit{State1})) \quad \quad \square(\textit{enter} \rightarrow \textit{State2})) \quad \quad \square(\textit{enter} \rightarrow \textit{State3}))$

Example: Controller for line track (RBC)

OZ part. Consists of data classes, axioms, the Init schema, update rules.

Example: Controller for line track (RBC)


OZ part. Consists of data classes, axioms, the Init schema, update rules.

- 1. **Data classes** declare function symbols that can change their values during runs of the system

Data structures:

- 2-sorted pointers

train: trains
segm: segments



<i>SegmentData</i>	
$train : Segment \rightarrow Train$	[Train on segment]
$req : Segment \rightarrow \mathbb{Z}$	[Requested by train]
$alloc : Segment \rightarrow \mathbb{Z}$	[Allocated by train]

<i>TrainData</i>	
$segm : Train \rightarrow Segment$	[Train segment]
$next : Train \rightarrow Train$	[Next train]
$spd : Train \rightarrow \mathbb{R}$	[Speed]
$pos : Train \rightarrow \mathbb{R}$	[Current position]
$prev : Train \rightarrow Train$	[Prev. train]

Example: Controller for line track (RBC)

OZ part. Consists of data classes, axioms, the Init schema, update rules.

- **1. Data classes** declare function symbols that can change their values during runs of the system, and are used in the OZ part of the specification.
- **2. Axioms:** define properties of the data structures and system parameters which do not change
 - $gmax : \mathbb{R}$ (the global maximum speed),
 - $decmax : \mathbb{R}$ (the maximum deceleration of trains),
 - $d : \mathbb{R}$ (a safety distance between trains),
 - Properties of the data structures used to model trains/segments

Example: Controller for line track (RBC)

OZ part. Consists of data classes, axioms, the Init schema, update rules.

- **3. Init schema.** describes the initial state of the system.
 - trains - doubly-linked list; placed correctly on the track segments
 - all trains respect their speed limits.
- **4. Update rules** specify updates of the state space executed when the corresponding event from the CSP part is performed.

Example: Speed update

effect_updSpd
 $\Delta(\text{spd})$

$$\forall t : \text{Train} \mid \text{pos}(t) < \text{length}(\text{segm}(t)) - d \wedge \text{spd}(t) - \text{decmax} \cdot \Delta t > 0$$

$$\Gamma \max\{0, \text{spd}(t) - \text{decmax} \cdot \Delta t\} \leq \text{spd}'(t) \leq \text{lmax}(\text{segm}(t))$$

$$\forall t : \text{Train} \mid \text{pos}(t) \geq \text{length}(\text{segm}(t)) - d \wedge \text{alloc}(\text{nexts}(\text{segm}(t))) = \text{tid}(t)$$

$$\Gamma \max\{0, \text{spd}(t) - \text{decmax} \cdot \Delta t\} \leq \text{spd}'(t) \leq \min\{\text{lmax}(\text{segm}(t)), \text{lmax}(\text{nexts}(\text{segm}(t)))\}$$

$$\forall t : \text{Train} \mid \text{pos}(t) \geq \text{length}(\text{segm}(t)) - d \wedge \neg \text{alloc}(\text{nexts}(\text{segm}(t))) = \text{tid}(t)$$

$$\Gamma \text{spd}'(t) = \max\{0, \text{spd}(t) - \text{decmax} \cdot \Delta t\}$$

Formal specification

- Specification for program/system
- Specification for properties of program/system

Verification tasks:

Check that the specification of the program/system has the required properties.